CMPUT 229: Computer Organization and Architecture I Fall 2000–2001, Section A2

Final Exam

Instructor: Paul Lu

(December 13, 2000)


Varian.	CID.	
Name:	SID:	

Carefully read all of these instructions and the questions. Good luck!

- 1. Duration of the examination is 120 minutes.
- 2. Check that your exam package has 8 pages.
- 3. Answer all parts of all problems. There are 6 questions worth a total of 100 marks.
- 4. No books, no notes, and no calculators.
- 5. You may use the provided MIPS Assembly Language reference pages taken from your textbook. Please return these pages to the instructor at the end of the exam.
- 6. Be concise, precise, and give clear answers.
- 7. For the short answers, subjectively better answers will get higher marks. Incorrect or inaccurate statements make an answer subjectively worse.
- 8. Write all answers on the front of the exam pages and within the space provided. You may use the back of these pages for rough work, but it will not be marked.
- 9. If your answer is NOT legible, I cannot mark it.
- 10. NOTE: Here is a decimal, binary and hexadecimal conversion table.

Decimal	Binary	Hexadecimal	1	Decimal	Binary	Hexadecimal
			1			
0	0000	0	ı	8	1000	8
1	0001	1	1	9	1001	. 9
2	0010	2	1	10	1010	A
3	0011	3	ı	11	1011	В
4	0100	4	1	12	1100	C
5	0101	5	1	13	1101	D
6	0110	6	-	14	1110	E
7	0111	7	1	15	1111	F

Page 2	Page 3	Page 4	Page 5	Page 6	Pages 7–8	
#1	#2	#3	#4	#5	#6	Total
/15	/10	/15	/20	/20	/20	/100



	olem 1 (15 marks in total) in the blanks. NOTE: Some	e questions will take more time than other questions.
	, –	mplement representation, the largest integer value that can s (in decimal).
	• =	mplement representation, the smallest integer value that can s (in decimal).
3.	(1 mark) The logical AND of	00001110_2 and 10101010_2 is (in binary).
1		address space and a direct-mapped cache. If there are 10 tag ne and there 4 lines in the entire cache, then the block size bytes (in decimal).
		omplement representation and fixed-point numbers, (give answer in decimal).
6. (am accesses a linked list from the head to the tail and stops. is the kind of locality that is most common in this program.
	(3 marks) Assume that we a class. Recall that the bits are	are using the IEEE 32-bit floating-point format discussed in e allocated as per:
	31 30 23	22 0
	S E	M
	The decimal value -3.25 is the hexadecimal) in IEEE 32-bit	represented as (give answer in floating-point.
	(3 marks) Assume that we a class. The 32-bits:	re using the IEEE 32-bit floating-point format discussed in
	0 1000	0010 0001000000000000000000000000000000

represents the number _____ (give answer in decimal).

Problem 2 (10 marks in total, 2 marks for each blank)

Consider the following 2-way set-associative cache that already contains some blocks of data from main memory.

Set	Tag	Byte 0	Byte 1	Byte 2	Byte 3
0	1101		[A]		
	,				
1	1001				[B]
	<u> </u>	F-11		· ·	
2	0011			[D]	
	0111			[C]	
3	0111	[E]			

In hexadecimal (and showing the proper number of bytes in an address), what is the address of the byte stored at:

- 1. (2 marks) [A]. The hexadecimal address is ______.
- 2. (2 marks) [B]. The hexadecimal address is ______.
- 3. (2 marks) [C]. The hexadecimal address is ______.
- 4. (2 marks) [D]. The hexadecimal address is ______.
- 5. (2 marks) [E]. The hexadecimal address is ______.

\mathbf{P}	roblem	3	(15)	marks	in	total,	1	mark	for	each	blank)
--------------	--------	---	------	-------	----	--------	---	------	-----	------	-------	---

You have direct-mapped cache capable of holding 32 bytes (plus tag bits). The computer has an address space of 8 bits (0 to 255) and a block size of 2 bytes.


What is the cache behaviour for the memory reference pattern shown (in order) below? Fill in the blanks. Be careful of the number representation (i.e., binary vs. decimal).

Assume that the cache is initially empty. If there is a cache hit, specify what kind of locality is responsible for the hit (HINT: There are 2 kinds.). If there is a cache miss, specify what kind of miss it is (i.e., the 3 C's of cache misses). Answer only one (but not both) (a) and (b) for each of the following questions.

1.	(3 marks) Address = $0x1F$.			
	Tag = (in bina	rry). Line =	_ (in decimal).	
	Answer one of (a) or (b), but not be	th:		
	(a) If a hit, it is due to			miss.
2.	(3 marks) Address = 0xFE.			
	Tag = (in bina	ry). Line =	_ (in decimal).	
	Answer one of (a) or (b), but not bo	th:		
	(a) If a hit, it is due to	locality. (b) If a miss, it is a _	:	miss.
3.	(3 marks) Address = $0xB1$.			
	Tag = (in bina	ry). Line =	_ (in decimal).	
	Answer one of (a) or (b), but not bo	th:		
	(a) If a hit, it is due to	locality. (b) If a miss, it is a _	1	miss.
4.	(3 marks) Address = $0xB0$.			
	Tag = (in bina	ry). Line =	_ (in decimal).	
	Answer one of (a) or (b), but not bo	th:		
	(a) If a hit, it is due to	locality. (b) If a miss, it is a _	1	miss.
5.	(3 marks) Address = $0xFE$.			
	Tag = (in bina	ry). Line =	_ (in decimal).	
	Answer one of (a) or (b), but not bo	th:		
	(a) If a hit, it is due to	locality. (b) If a miss, it is a		miss.

Problem 4 (20 marks in total, 10 marks for each question)

Short answers (2 or 3 sentences) are expected for the following questions. Keep your answers and explanations **brief** and to the point. Consider the basic computer architecture we studied in class, with some modifications.



1. Suppose that the cache memory at the CPU is no faster than main memory. In other words, the cost of a cache hit is the same as a cache miss. Given this situation, what is a significant advantage of having cache memory at all, if any? Explain.

2. Suppose that the CPU is experiencing high cache hit rates and the memory bus is busy (i.e., highly utilized). What combination of I/O programming strategies could account for this situation? Explain.

Problem 5 (20 marks in total, 10 marks for each question) Computer A has 64K of primary cache and no secondary cache.
Computer B has 128K of primary cache and no secondary cache.
All caches are direct-mapped and all caches have a block size of 256 bytes.
Suppose that the same program (i.e., exact same MIPS executable) is run on Computer A and B, but the program has the exact same number of cache misses on both computers.
1. What kind of cache miss (i.e., the 3 C's of cache misses) would be most common when executing the program? Explain.
2. A friend suggests that the way to reduce the number of cache misses would be to re-design Computer B but with a set-associative cache organization. Do you agree or disagree? Explain.

Problem 6 (20 marks in total, 2 marks for each blank)

The next 2 questions (on 2 pages) refer to the following MIPS assembly language program, which is saved in file temp.s. NOTE: Register \$14 is the Exception Program Counter (EPC) Interrupts are turned off.

```
.ktext 0x80000080
         .set noat
        move $k1, $at
         .set at
        sll $t0,$t0,2
        add $t2,$t2,$t1
        mfc0 $k0, $14
                             # $14 is EPC
        addiu $k0, $k0, 4
        .set noat
        move $at, $k1
        .set at
        rfe
        jr $k0
        .text
         .globl __start
__start:
        li $t5, 0
        li $t6, 5
                             # Point A
        li $t7, 1
top:
        beq $t5,$t6,exit
        move $t0,$t5
        break 0
        move $t1,$t0
        la $t2,list
                             # Point B
        break 0
        lw $t0,($t2)
                             # Point C
        sub $t0,$t0,$t7
        sw $t0,($t2)
        addi $t5,$t5,1
        b top
exit:
        li $v0,10
        syscall
                             # Good-bye
        .data
        .word
list:
list1:
        .word
                2
list2:
                4
        .word
list3:
        .word
list4:
        .word
```

Problem 6 (continued)

Fill in the blanks. NOTE: Use the correct number of hexadecimal digits in your answers!

1.	spi	9	above program has been executed with re it exits, what would be the 32-bit values stored
	(a)	list:	(in hexadecimal)
	(b)	list1:	(in hexadecimal)
	(c)	list2:	(in hexadecimal)
	(d)	list3:	(in hexadecimal)
	(e)	list4:	(in hexadecimal)
2.	Use	the addressing mode terminology of	Chapter 3 of the textbook or the lecture notes.
		In instruction li \$t6, 5 (labelled	
	(b)	In instruction li \$t6, 5 (labelled	is the addressing mode of operand \$t6 Point A),
	(c)	In instruction la \$t2,list (labelle	is the addressing mode of operand 5 d Point B),
	(d)	In instruction lw \$t0,(\$t2) (label	is the addressing mode of operand list led Point C),
	(e)	In instruction lw \$t0,(\$t2) (label)	is the addressing mode of operand \$t2 led Point C),
			is the addressing mode of operand \$t0